Open Access and Peer-reviewed
Home Journal Issues Guide for Authors Editorial Board Aims & Scope About Journal News & Announcements


Research Article 


LOW POWER BI-QUATERNARY FUSED MULTIPLIER FOR DSP APPLICATIONS

CHEMEDA JAGADESWARI, Dr. E.KRISHNA HARI.

Abstract
Electronic circuits are composed of many complex arithmetic units. Multipliers are one of the basic arithmetic elements. Multipliers are essential component in most of the Digital Signal Processing applications, Image processing architectures and microprocessors. Area and speed are two major concerns for designing multipliers. Three operations are inherent in multiplication: partial products generation, partial products reduction and addition. A fast adder architecture therefore greatly enhances the speed of the overall process.Quaternary logic adder architecture is proposed that works on a hybrid of binary and quaternary number systems. A given binary string is first divided into quaternary digits of 2 bits each followed by parallel addition reducing the carry propagation delay. The design doesn’t require a radix conversion module as the sum is directly generated in binary using the novel concept of an adjusting bit.The proposed hybrid multiplier design is compared with an Existing multiplier based on multi voltage or multi value logic [MVL], Wallace Multiplier that incorporates a QSD adder with a conversion module for quaternary to binary conversion, Wallace multiplier that uses Carry Select Adder and a commonly used fast multiplication mechanism such as Booth multiplier. All these designs have been developed using Verilog HDL and synthesized by HDL Design Compiler.

Key words: QSD adder, MVL, Power, Area.


 
ARTICLE TOOLS
Abstract
PDF Fulltext
How to cite this articleHow to cite this article
Citation Tools
Related Records
 Articles by CHEMEDA JAGADESWARI
Articles by Dr. E.KRISHNA HARI
on Google
on Google Scholar


How to Cite this Article
Pubmed Style

CHEMEDA JAGADESWARI, Dr. E.KRISHNA HARI. LOW POWER BI-QUATERNARY FUSED MULTIPLIER FOR DSP APPLICATIONS. EEO. 2021; 20(5): 4123-4128. doi:10.17051/ilkonline.2021.05.452


Web Style

CHEMEDA JAGADESWARI, Dr. E.KRISHNA HARI. LOW POWER BI-QUATERNARY FUSED MULTIPLIER FOR DSP APPLICATIONS. http://ilkogretim-online.org//?mno=68946 [Access: April 09, 2021]. doi:10.17051/ilkonline.2021.05.452


AMA (American Medical Association) Style

CHEMEDA JAGADESWARI, Dr. E.KRISHNA HARI. LOW POWER BI-QUATERNARY FUSED MULTIPLIER FOR DSP APPLICATIONS. EEO. 2021; 20(5): 4123-4128. doi:10.17051/ilkonline.2021.05.452



Vancouver/ICMJE Style

CHEMEDA JAGADESWARI, Dr. E.KRISHNA HARI. LOW POWER BI-QUATERNARY FUSED MULTIPLIER FOR DSP APPLICATIONS. EEO. (2021), [cited April 09, 2021]; 20(5): 4123-4128. doi:10.17051/ilkonline.2021.05.452



Harvard Style

CHEMEDA JAGADESWARI, Dr. E.KRISHNA HARI (2021) LOW POWER BI-QUATERNARY FUSED MULTIPLIER FOR DSP APPLICATIONS. EEO, 20 (5), 4123-4128. doi:10.17051/ilkonline.2021.05.452



Turabian Style

CHEMEDA JAGADESWARI, Dr. E.KRISHNA HARI. 2021. LOW POWER BI-QUATERNARY FUSED MULTIPLIER FOR DSP APPLICATIONS. Elementary Education Online, 20 (5), 4123-4128. doi:10.17051/ilkonline.2021.05.452



Chicago Style

CHEMEDA JAGADESWARI, Dr. E.KRISHNA HARI. "LOW POWER BI-QUATERNARY FUSED MULTIPLIER FOR DSP APPLICATIONS." Elementary Education Online 20 (2021), 4123-4128. doi:10.17051/ilkonline.2021.05.452



MLA (The Modern Language Association) Style

CHEMEDA JAGADESWARI, Dr. E.KRISHNA HARI. "LOW POWER BI-QUATERNARY FUSED MULTIPLIER FOR DSP APPLICATIONS." Elementary Education Online 20.5 (2021), 4123-4128. Print. doi:10.17051/ilkonline.2021.05.452



APA (American Psychological Association) Style

CHEMEDA JAGADESWARI, Dr. E.KRISHNA HARI (2021) LOW POWER BI-QUATERNARY FUSED MULTIPLIER FOR DSP APPLICATIONS. Elementary Education Online, 20 (5), 4123-4128. doi:10.17051/ilkonline.2021.05.452








AUTHOR LOGIN

REVIEWER LOGIN

Indexed
&
Abstracted


Indexing

İlköğretim Online (IOO) - Elementary Education Online (EEO) is indexed in:


ABOUT JOURNAL
POLICIES
STATEMENTS