LOW POWER DIGITAL COMPARATOR MODELLING AND IMPLEMENTING FOR DSP APPLICATIONS

MAHANKALI VARALAXMI, M.SUNDER RAO

Abstract
Comparators are a basic design module and element in modern digital VLSI design, digital signal processors and data processing application-specific integrated circuits. This paper comprises of design of three different comparators for 2, 4 and 8 bit magnitude comparison. The above said designs are prepared using two different design approaches: Weighted Logic and PTL .The above two design approaches are designed in a way to endow with good quality performance. The performance of these three different comparators in the two design styles has been compared in terms of area and power consumption which are the important parameters that are considered while designing any digital circuit. The schematic are designed and simulated for its behavior using DSCH-3.1.The layout of simulated circuits are created using Verilog based net list file which is then simulated in Microwind 3.1 to analyze the performance of comparators for the two design styles at 45nm and 32 nm CMOS technology.

Key words: PTL, comparator, IC, Adder, A/D converter.

Indexing

How to cite this article

	Open Access and Peer-reviewed
Home Journal Issues Guide for Authors Editorial Board Aims & Scope About Journal News & Announcements

ABOUT JOURNAL About Publisher Contact Us Editorial & Peer Review Process	POLICIES Privacy Policy Editorial Policy Author's Rights and Obligations Conflict of Interest Policy Plagiarism Policy Advertising Policy	STATEMENTS Terms of Use Author's Rights and Obligations Publication Ethics and Publication Malpractice Statement Protection of Research Participants (Statement On Human And Animal Rights) License Information